Generic а b **Software pipelining** a b С а at the Assembly Level d b С a d b e а C d b e С d e С

d

e

e



Daniel Kästner

pister@cs.uni-sb.de

kaestner@absint.com







Embedded Systems (ES)







- Embedded Systems (ES) are widely used
 - Many systems of daily use: handy, handheld, ...
 - Safety critical systems: airbag control, flight control system,...
- Rapidly growing complexity of software in ES







Embedded Systems (2)

- Hard real time scenarios:
 - Short response time
 - Flight control systems, airbag control systems
 - Low power consumption and weight
 - Handy, handheld, ...
- Urgent need for fast program execution under the constraint of very limited code size







Code Generation for ES

- Program execution times mostly spent in loops
- Modern processors offer massive instruction level parallelism (ILP)
 - VLIW architecture: e.g. Philips TriMedia TM1000
 - EPIC architecture: e.g. Intel Itanium







Code Generation for ES (2)

- Many existing compilers cannot generate satisfactory code (cannot exploit ILP)
- High effort enhancing them to cope with advanced ILP
- Improving the quality of legacy compilers by
 - Starting at the assembly level
 - Building flexible postpass optimizers
 - Can be quickly retargeted
 - Improve generated code quality significantly







PROPAN-Overview

<u>Postpass-oriented Retargetable Optimizer and Analyzer</u>





- Software Pipelining as a post pass optimization
- Important technique to exploit ILP while trying to keep code size low
- Static cyclic and global instruction scheduling method
- Idea: overlap the execution of consecutive iterations of a loop

DDG

4x unrolled loop

Kernel













Software Pipelining

- Computes new (shorter) loop body
- Overlapping loop iterations
- Exploits ILP
- Modulo Scheduling
 - Initiation interval (II)
 - divides loop into Stages
 - Schedule operations modulo II
- Iterative Modulo Scheduling









- Resource based: *MII*_{res}
 - Determined by the resource requirements
 - Approximation for optimal bin packing
- Data dependence based: MII_{dep}
 - Delays imposed by cycles in DDG
- $MII = Max (MII_{res}, MII_{dep})$
- Basis for Kernel (modulo) computation







Scheduling Phase

- Flat Schedule
 - Maintain partial feasible schedule
 - Algorithm:
 - Pick next operation
 - Compute slot window [EStart,LStart]
 - Search feasible slot within [EStart,LStart]
 - Conflict: unschedule some operations and force current operation into partial schedule
- Kernel
 - Schedule operations from the Flat Schedule modulo II







Prologue / Epilogue

"fills up" or "drains down" the pipeline respectively







Characteristics of the Post pass approach

- Integration of the pipelined loop into the surrounding control flow
 Medification of branch targets peeded
 - Modification of branch targets needed
 Deconstruction of the CEC is complex and d
- Reconstruction of the CFG is complex and difficult
 Resolving targets of computed branches/calls and switch
 - Resolving targets of computed branches/calls and switch tables

 $ld32d(20) r4 \rightarrow r34$ ijmpt r1 r34







Characteristics of the Post pass approach (2)

- Register allocation is already done
 - Assignment can be changed with Modulo Variable Expansion
 - Liveliness properties must be checked before register renaming
- Applicable for inline assembly and library code
- Data dependencies at the assembly level are more general
 - More generality leads to a more complex DDG
 - One single array access \rightarrow multiple assembler operations







Data dependences at the assembly level









DDG at the assembly level









TriMedia TM1000 - Overview

- Digital Signal Processor for Multimedia Applications designed by Philips
- 100 MHz VLIW-CPU (32 Bit)
- 128 General Purpose Registers (32 Bit)
- 27 parallel functional units







TM1000 — VLIW-Core







TriMedia TM1000 - Properties

- Instruction set
 - Register-based addressing modes
 - Predicative execution: register-based
 - Ioad/store architecture
 - Special multimedia operations
- 5 Issue Slots, 5 Write-Back Busses
- Irregular execution times for operations
 Write-Back Bus has to be modeled independently







- Files from DSPSTONE- and Mibench-Benchmark
- Best performance gains for chain like DDG's (up to 3,1)



Performance increase for the execution of 100 iterations







Experimental Results (2)

Moderate code size increase (average: 1,42)

Code size increase









Experimental Results (3)

Computed MII mostly is already feasible (73%)

Feasibility of the MII









- Nested loops:
 - Process loops from innermost to outermost one
 - Treat an inner loop as one instruction ("meta-instruction")
- Parallelize Prologue and Epilogue code with surrounding code
 - Can be done by existing acyclic scheduling techniques like list scheduling
- Delay Slot filling







Conclusion

- Embedded Systems creates need for fast program execution under constraint of very limited code size
- Overcome limitation of existing compilers by retargetable postpass optimizer
- Fast program execution by exploiting ILP with Software Pipelining
- Iterative Modulo Scheduling at the Assembly level
 - Characteristics of the Postpass approach
- Experimental results show
 - a speedup of up to 3,1 with
 - an average code size increase of 1,42



